Monday 15 July 2013

Half Subtractor Design using Logical Expression (Verilog CODE).

Half Subtractor Design using Logical Expression (Data Flow Modeling Style)-

Output WaveForm : Half Subtractor

Program-



//-----------------------------------------------------------------------------
//
// Title       : half_subtractor
// Design      : verilog upload
// Author      : Naresh Singh Dobal
// Company     : nsd
//
//-----------------------------------------------------------------------------
//
// File        : Half Subtractor using Logical Gates.v



module half_subtractor ( a ,b ,diff ,borrow );

output diff ;
output borrow ;

input a ;
input b ;

assign diff = a ^ b;
assign borrow = (~a) & b;


endmodule

4 comments :

Unknown said...

fuck you bitch

Unknown said...


fuck you bitch

vidhwansak007 said...

Design a circuit that takes the input of four 4-bit vectors, A[3:0], B[3:0], C[3:0],
D[3:0] given as unsigned integers. The circuit selects the minimum, or the smallest
amongst them, and outputs the vector. Design the circuit efficiently, using a
minimum number of unsigned comparators and MUXes. Draw the block diagram
of the designed circuit with the assumption that you have ready to use
comparators and MUXes.

Unknown said...

suck my cock bitch

Post a Comment

 
Design by Wordpress Theme | Bloggerized by Free Blogger Templates | coupon codes